How can we explore area and timing tradeoffs across a hardware design space?
We used #Hydra and #OpenROAD to run reproducible implementation sweeps and identify Pareto frontiers from synthesis results.
Last week, we explored the why. This week, we dive into the how
Hydra expands the design space, FuseSoC orchestrates the flow, and OpenROAD produces comparable area and timing evidence
See the full open source workflow:
hardmatrix.dev/blog/hardware-…
How can we explore area and timing tradeoffs across a hardware design space?
We used #Hydra and #OpenROAD to run reproducible implementation sweeps and identify Pareto frontiers from synthesis results.
What if your RTL comments became searchable documentation automatically?
See the complete workflow with sphinx-svdomain in a practical example:
hardmatrix.dev/blog/systemver…
We released sphinx-svdomain, our new open source Sphinx extension for SystemVerilog.
Document modules, interfaces, ports, parameters, types, and functions by hand or from source, with search and cross-references built in.
hardmatrix.dev/blog/first-cla…#SystemVerilog#Sphinx
An initial milestone has been reached in @antmicro’s work on four-state logic in Verilator.
The proposed implementation uses the experimental --fourstate flag. Significant Verilator efforts converge in the CHIPS Alliance SV Tools Project.
🔗 chipsalliance.org/news/initial-i…
Can you prototype a custom AI accelerator before the SoC exists? Yes.
Part 2 of our series connects PyTorch, Linux, Renode and Verilated RTL into a full system prototype before silicon.
Read it on our blog:
hardmatrix.dev/blog/full-syst…#Renode#PyTorch#FPGA
CRC, Reed-Solomon encoding, PRBS all use the same serial feedback loop underneath.
The trick to running k inputs per cycle isn't pipelining, it's matrix exponentiation.
Check our latest blogpost:
hardmatrix.dev/blog/paralleli…#FPGA#DigitalDesign#ASIC
We started HardMatrix to build serious digital hardware: IP cores, ASIC/FPGA systems, and to help create a more open and capable semiconductor ecosystem.
Small team. Deep technical focus. Long-term mission.
527 Followers 2K FollowingAI & SaaS Investing @scaletogether | Prev. Product @urbancompany_UC | Grad @bitspilaniindia. Hit me up at [email protected] to jam!
589K Followers 3K FollowingNVIDIA Director of Robotics & Distinguished Scientist. Co-Lead of GEAR lab. Solving Physical AGI, one motor at a time. Stanford Ph.D. OpenAI's 1st intern.
165K Followers 41 FollowingSydney Dec 6-12, 26, Paris and Atlanta. Tweets to this account are not monitored. Please send feedback to [email protected].
2K Followers 1K FollowingDirector of Strategic Business Development for functional verification products at Siemens EDA. Help manage & develop EDA standards, and cultivate ecosystems.
382K Followers 1K FollowingCo-founder of stealth startup. Inventor of GANs. Lead author of https://t.co/M6vl8pEQ4I Founding chairman of @pubhealthaction
514K Followers 95 FollowingTensors and neural networks in Python with strong hardware acceleration. PyTorch is an open source project at the Linux Foundation. #PyTorchFoundation
3K Followers 49 FollowingThe ACM/IEEE International Symposium on Computer Architecture (ISCA) is the premier forum for new ideas and experimental results in computer architecture.
4K Followers 2K FollowingNo longer posting on X. Find us here: https://t.co/iYWHtwoadS
Network driving European computing research from #edge to #cloud to #IoT. Funded by the #EU
6K Followers 5 FollowingA Symposium on High Performance Chips Sponsored by the IEEE Computer Society Technical Community on Microprocessors and Microcomputers (TCMM)
1.3M Followers 797 FollowingFounder/Chair, AMI Labs; Professor, NYU; Partner, 224 Ventures; Ex-Chief AI Scientist, Meta.
Researcher in AI, ML, Robotics, etc.
ACM Turing Award Laureate.
14K Followers 2K FollowingCurated crowdfunding for engineers, designers and creators of open source technology. We help bring original, useful, respectful hardware to life.
3K Followers 130 FollowingDAC, The Chips to Systems Conference is the global event for the design and design automation of electronic circuits and systems. #DAC2027
2K Followers 10 FollowingRenode is an open source tool revolutionizing embedded/IoT development. It lets you run unmodified SW for complex (e.g. multinode) systems in virtual HW setups.
34K Followers 480 FollowingRISC-V International is the non-profit home of the open standard RISC-V Instruction Set Architecture (ISA), related specifications, and stakeholder community.
3K Followers 103 FollowingSAFARI Research Group at @ETH_en and @CarnegieMellon; computer architecture, systems, security and bioinformatics. Our group is led by Onur Mutlu @_onurmutlu_
8K Followers 1K FollowingA joint effort of @ETH_en, University of Bologna @Unibo + partners for Parallel Ultra-Low Power computing. Boldly designing open hardware since '13.
14K Followers 850 FollowingAs the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute. With SiFive, RISC-V has no limits!
5K Followers 186 FollowingA non-profit, global organisation where hardware and software designers collaborate in the development of open source cores, related IP, tools and software.
15K Followers 2K FollowingEngineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member.
@mattvenn.net on blue sky
6K Followers 88 FollowingCHIPS (Common Hardware for Interfaces, Processors and Systems) Alliance harnesses the energy of open source collaboration to accelerate hardware development.